

# Influence of low energy proton irradiation on nanowire transistor SOI devices

F. F. Teixeira<sup>1</sup>, P. G. D. Agopian<sup>1,2</sup>, S. Barraud<sup>3</sup>, M. Vinet<sup>3</sup>, O. Faynot<sup>3</sup> and J. A. Martino<sup>1</sup>

<sup>1</sup> LSI/PSI/USP, University of Sao Paulo, Sao Paulo, Brazil

<sup>2</sup> Sao Paulo State University (UNESP), Sao Joao da Boa Vista, Brazil

<sup>3</sup>CEA, LETI, Minatec Campus and University Grenoble Alpes, 38054 Grenoble, France

e-mail: fferrari@lsi.usp.br

## 1. Abstract

The focus of this work is study the influence of low energy proton irradiation in n-channel SOI  $\Omega$  – Gate Nanowire. It is possible to observe a reduction in maximum of transconductance value due to the electron mobility degradation and a shift in a drain current once the number of interface traps is higher in radiated devices.

## 2. Introduction

Nowadays there is a strong scientific and technological interest in understanding the radiation effects on advanced semiconductor devices. This kind of effect is important to electronics that operate in harsh environments as space or medical areas. In case of space environment, the electronic devices are constantly exposure to radiation from many sources, such as, galactic cosmic rays particles, solar particle events, coronal mass ejections, and others [2].

One of the most promising solutions to go beyond conventional planar bulk and fully depleted Silicon on Insulator (SOI) technologies are the Multiple-Gate field-effect transistors. Nowadays the main studied devices are MOSFET transistors, gate-all-around (GAA) [3] - [5], omega-gate [6] - [9], and tri-gate (TG) [10], [11].

This paper will presents the influence of low energy proton irradiation in n-channel SOI  $\Omega$  – Gate Nanowire.

## 3. Device Characteristics and Experimental Details

The SOI  $\Omega$  – Gate Nanowire transistor used in the work were fabricated at CEA-LETI using (100) SOI wafers with 145nm buried oxide thickness. The gate stack is composed by HfSiON (EOT=1.3 nm) and the height ( $H_{NW}$ ) is 11 $\mu$ m. In this work, two channel lengths were used (20 and 100 nm) and for each one of them, four widths ( $W_{NW}$ ), 10, 40, 100 and 20 nm were studied. More details for these devices processes can be found in [1]. Fig. 1 shows the SEM and cross sectional TEM images of the device [1]. Nanowire FETs were characterized using a B1500 semiconductor parameter analyzer. The devices were exposed to low-energy proton radiation at the “Laboratório de Materiais e Feixes Iônicos (LAMFI)”, São Paulo, SP. The energy used was 2.2Mev and total ionization dose was 500krad.




Fig. 1. (Left) SEM and (right) cross-sectional TEM images of  $\Omega$ GNW MOSFETs with an 8-nm diameter.

## 4. Results and Analysis

Fig. 2 shows the experimental data of drain current as a function of gate voltage for the n-channel nanowire devices. In narrow devices, no variation was noticed because in these cases, the electrostatic control is stronger than in large devices. On the other hand, in large devices ( $W_{NW}=100$ nm and  $W_{NW}=220$ nm) a shift is observed in drain current. Proton irradiation provides positive charges in the gate and buried oxide and increases interface charges. Both of these effects can cause a shift in drain current, but once the gate oxide thickness is thin, the influence of gate oxide chargers is small. Furthermore in  $\Omega$  – Gate Nanowire devices the interface area is high, resulting in more interface charges created by irradiation.




Fig. 2. Drain current as a function of gate voltage for four different width (20nm, 40nm, 100nm and 220nm) to n-channel devices.

Fig. 3 shows the transconductance as a function of gate voltage for the n-channel nanowire devices. It is possible to observe that the maximum value of transconductance is degraded after proton irradiation. Proton radiation can cause damage in devices structure, resulting in lower electron mobility in the channel

region. Therefore, the maximum transconductance value is reduced.

It is possible to observe that large devices suffer more with the radiation than the narrow devices. This occurs because the narrow devices active area are smaller and the gate electrostatic control is more effective than the large devices.




Fig. 3. The transconductance as a function of gate voltage for four different width (20nm, 40nm, 100nm and 220nm) to n-channel devices.

In Fig. 4 it is possible to see the maximum transconductance values as a function of the fin width, before and after irradiation. As can be seen in previous analyzes, the maximum of the transconductance for irradiation devices are lower than standard ones, due to the electron mobility degradation.




Fig. 4. The value of the maximum transconductance as a function of width for the devices, before and after proton radiation.




Fig. 5. The value of the threshold voltage as a function of width for the devices, before and after proton radiation.

In Fig. 5 it is possible to see the threshold voltage as a function of fin width, before and after irradiation. No significant variation can be observed in threshold voltage after irradiation for total ionization dose studied in this work.

## 5. Conclusions

In this work the proton irradiation influence in n-channel SOI  $\Omega$  – Gate Nanowire were investigated. For narrow devices ( $W_{NW}=10nm$  and  $W_{NW}=40nm$ ) no influence can be observed once these devices present better gate electrostatic control for channel chargers and lower active area. In case of wide devices, were noticed a reduction on maximum transconductance, indicating an electron mobility degradation, and a shift in drain current due to the increase of interface trap chargers.

## Acknowledgments

The authors acknowledge CNPq, CAPES and FAPESP for financial support and .LAMFI.

## References

- [1] S. Barraud et al., “Performance of omega-shaped-gate silicon nanowire MOSFET with diameter down to 8 nm”, IEEE Electron Devices Letters, vol. 33 n. 11, pp. 1526-1528, 2012.
- [2] D. C. Mayer and R. C. Lacoce, “Designing Integrated Circuits to Withstand Space Radiation.” Crosslink, vol. 4, n. 2, pp. 30-36, 2003.
- [3] K. Tachi et al., “Experimental study on carrier transport limiting phenomena in 10nm width nanowire CMOS transistors,” in IEDM Tech. Dig., pp. 34.4.1–34.4.4, 2010.
- [4] M. Li et al., “Sub-10 nm gate-all-around CMOS nanowire transistors on bulk Si substrate,” in VLSI Symp. Tech. Dig., pp. 94–95, 2009.
- [5] D.-W. Kim et al., “Twin silicon nanowire FET (TSNWFET) on SOI with 8 nm silicon nanowires and 25 nm surrounding TiN gate,” in Proc. IEEE Int. SOI Conf., pp. 117–118, 2008
- [6] Y. Jiang et al., “Omega-gate p-MOSFET with nanowirelike SiGe/Si core/shell channel,” IEEE Electron Device Lett., vol. 30, no. 4, pp. 392–394, 2009.
- [7] F.L. Yang et al., “25 nm CMOS omega FETs,” in IEDM Tech. Dig., pp. 255–258, 2002.
- [8] C. Jahan et al. “ $\Omega$ FETs transistors with TiN metal gate and HfO2 down to 10 nm,” in VLSI Tech. Dig., pp. 112–113, 2005.
- [9] T. Burchhart et al., “High performance  $\Omega$ -gated Ge nanowire MOSFET with quasi-metallic source/drain contacts,” Nanotechnology, vol. 21, no. 43, pp. 435 704–435 708, 2010.
- [10] M. Saitoh et al., “Understanding of short-channel mobility in tri-gate nanowire MOSFETs and enhanced stress memorization technique for performance improvement,” in IEDM Tech. Dig., pp. 34.3.1–34.3.4, 2010.
- [11] R. Coquand et al., “Scaling of high-k/metal-gate trigate SOI nanowire transistors down to 10 nm width,” in Proc. ULIS Conf., pp. 37–40, 2012.