

ZTC Spread Region in Strained and Irradiated nFinFETs

V. M. Nascimento^{1*}, P. G. D. Agopian^{1,2}, E. Simoen³, C. Claeys^{3,4}, J. A. Martino¹

¹LSI/PSI/USP, University of Sao Paulo, Sao Paulo, Brazil

²Sao Paulo State University (UNESP), Sao Joao da Boa Vista, Brazil

³imec, Leuven, Belgium, ⁴E.E. Dept., KU Leuven, Leuven, Belgium

*email: mesquita@lsi.usp.br

1. Abstract

This paper shows the influence of irradiation and strain on the ZTC (zero temperature coefficient) voltage of SOI nFinFETs. The addition of these effects generates changes in threshold voltage and mobility degradation, which influence the generation of a ZTC area, causing a spreading of it.

2. Introduction

In order to follow the device technological scaling, the electronic components need to be improved to support several harsh environments, and one technology which has shown strong potential for these applications are the SOI FinFETs [1-2].

Due to the small active area and the presence of a buried oxide, this kind of device is good for radiation environments. Its geometry reduces the Single Events Effects (SEE) caused by the radiation particles crossing the transistor's structure. However, the silicon oxide layers (in the gate and buried oxide) are liable to store fixed charges and interface traps causing a big problem for the so-called Total Ionizing Dose (TID) effect since that effect is cumulative in time [3-4].

In order to improve the mobility in FinFET devices, where different channel mobilities between sidewalls and top gate (different crystallography orientation) are present, it is common to implement mechanical strain [5-6].

Therefore, using stress engineering for improving the channel mobility and its employ in harsh environments, the radiation and the strain can cause interface defects, that change the basic physical characteristics.

The ZTC (Zero Temperature Coefficient) point has been used for biasing the circuits to cope with environments with a high temperature variation [7], and is directly dependent on the basic parameters like threshold voltage and mobility. Therefore, interface defects present in the devices need to be investigated to evaluate their influence on the ZTC bias point.

3. Devices Characteristics

The devices used in this work have been fabricated at imec, Belgium. Both non-strained and strained (sSOI) devices containing a selective epitaxial grown (SEG) layer in drain and source are studied. The strained transistors combine the sSOI substrate with a contact

etch stop layer (CESL) of SiN_x on the gate for optimal stress engineering. A schematic view of the SOI nFinFET device is presented in figure 1.

The devices studied in this work present the following characteristics: channel length (L) of 150 nm, oxide thickness (t_{ox}) of 3 nm with an effective oxide thickness EOT=1.5 nm (the gate dielectric consists of 2 nm HfSiON on 1 nm SiO₂), fin height (H_{fin}) of 65 nm, fin width (W_{fin}) of 20 nm, number of fins (N_{fin}) is 5 with 1 μ m of spacing between them and a buried oxide thickness (t_{box}) of 145 nm. More device and process information can be found in ref. [8].

The irradiation was done with a fluency of 10^{12} p/cm² without bias and with a proton energy of 60 MeV, that corresponds to an equivalent dose of 100 krad.




Fig 1 - A tri-dimensional schematic view of a triple gate SOI FinFET.

4. Results and Analysis

Figure 2 gives the $I_D \times V_G$ curves at different temperatures for a device without radiation and strain effects, showing the cross point called ZTC. The upper part varies due to the mobility degradation with the temperature and the lower part varies because of the increase of the intrinsic carrier concentration with the temperature that reduces the threshold voltage [9].

Figure 3 shows the curves for non-strained and strained devices, and it is possible to notice that the reduction in threshold voltage (V_{TH}) caused by the strain reflects in a reduction of the ZTC voltage (V_{ZTC}), while the interface defects generate a small spread of the ZTC point (cross area of the curves).

Figure 4 shows the comparison between all the devices types (strained, non-strained, irradiated, non-irradiated), and it is possible to notice a small variation of the curves between without and with radiation. Figure 5 (a zoom of figure 4) clearly shows the increase of the ZTC area due to the radiation and consequently

the defects caused by it.




Fig 2 - Experimental drain current (I_D) in function of gate bias (V_G) for different temperatures for non-strained and non-irradiated devices in the linear region.




Fig 3 - Experimental drain current (I_D) in function of gate bias (V_G) for different temperatures for non-strained and strained, non-irradiated devices in the linear region.




Fig 4 - Experimental drain current (I_D) in function of gate bias (V_G) for different temperatures for non-strained and strained, non-irradiated and irradiated devices in the linear region.

It is also possible to observe that the sum of both effects (strain and radiation) causes a higher increase of the ZTC cross-area, due to the sum of the defects in the device's structure, causing a variation in both the threshold voltage and the mobility.




Fig 5 – Zoom of fig.4 showing the ZTC area.

5. Conclusions

This work presents an analysis of radiation and strain influence on the Zero Temperature Coefficient voltage for SOI nFinFETs. It was observed that for the studied devices the generated interface defects have an impact on the spread of the ZTC area, resulting in an increase of the area.

Acknowledgments

The authors acknowledge CNPq for financial support.

References

- [1] J. P. Colinge, FinFETs and Other Multi-Gates Transistors, p. 23, Springer, Cambridge, 2008.
- [2] J. P. Colinge, L. Floyd, A.J. Quinn, G. Redmond, J.C. Alderman, W. Xiong et al., "Temperature effects on tri-gate SOI MOSFETs", IEEE Electron Dev. Lett., vol. 27, pp. 172-174, 2006.
- [3] P. G. D. Agopian, J. A. Martino, D. Kobayashi, E. Simoen and C. Claeys, "Influence of 60-MeV Proton-Irradiation on Standard and Strained n- and p-Channel MuGFETs", IEEE Trans. Nucl. Sci., vol. 59, pp. 707-713, 2012.
- [4] C. Bordallo, P. G. D. Agopian, J. A. Martino, E. Simoen and C. Claeys, "Temperature influence on strained nMugFETs under proton radiation", ECS Trans., vol. 53, no. 5, pp.171-176, 2013.
- [5] E. Parton and P. Verheyen, Strained silicon – the key to sub- 45 nm CMOS, III-Vs review, Adv Semicond Mag, vol. 19, no. 3, pp. 28-31, 2006.
- [6] B W. Xiong et al., "Impact of strained silicon-on-insulator (sSOI) substrate on FinFET mobility", IEEE Electron Dev. Lett., vol. 27, no. 7, pp. 612-614, July 2006.
- [7] Z. Prijic, S. S. Dimitrijevic and N. Stojadinovic, "The determination of zero temperature coefficient point in CMOS transistors", Microelectron. Rel., vol. 21, no. 6, pp. 769-773, 1992.
- [8] D. Kobayashi, E. Simoen, S. Put, A. Griffoni, M. Poizat, K. Hirose, and C. Claeys, "Proton-induced mobility degradation in FinFETs with stressor layers and strained SOI substrates," IEEE Trans. Nucl. Sci., vol. 58, no. 3, pp. 800–807, 2011.
- [9] I. M. Filanovsky and A. Allam, "Mutual Compensation of Mobility and Threshold Voltage Temperature Effects with Applications in CMOS Circuits," IEEE Trans. Circuits and Systems – I: Fundamental Theory and Applications, vol. 48, no. 7, pp. 876-884, Jul. 2001.